UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/678,766	10/02/2003	Eva Tois	SEPP21.001C1	1629
20995 7590 07/13/2007 KNOBBE MARTENS OLSON & BEAR LLP			EXAMINER	
2040 MAIN ST	REET	SONG, MATTHEW J		
FOURTEENTI IRVINE, CA 9			ART UNIT	PAPER NUMBER
			1722	
				<u> </u>
			NOTIFICATION DATE	DELIVERY MODE
		•	07/13/2007	ELECTRONIC

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

jcartee@kmob.com eOAPilot@kmob.com

		Application No.	Applicant(s)			
•		10/678,766	TOIS ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Matthew J. Song	1722			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
WHIC - Exte after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DATE in me may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. In period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on <u>30 April 2007</u> .					
· <u> </u>	This action is <b>FINAL</b> . 2b) ☐ This action is non-final.					
3)∟	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims					
4)⊠	Claim(s) <u>1,3-24 and 26-35</u> is/are pending in the	application.				
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)	Claim(s) is/are allowed.	•				
6)⊠	Claim(s) <u>1,3-24 and 26-35</u> is/are rejected.	·				
7)	Claim(s) is/are objected to.		•			
8)□	Claim(s) are subject to restriction and/or	election requirement.				
Applicati	on Papers					
9)	The specification is objected to by the Examiner	<b>.</b> .				
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)	The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.			
Priority u	ınder 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
Attachment(s)  1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)						
2) D Notic	e of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Da	nte			
	nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date	5)  Notice of Informal P	atent Application			

Application/Control Number: 10/678,766

Art Unit: 1722

#### DETAILED ACTION

### Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

2. Claims 1, 3-9, 11-24, and 26-35 are rejected under 35 U.S.C. 103(a) as being unpatentable over George et al ("Surface Chemistry for Atomic Layer Growth") in view of Sandhu et al (US 6,313,035), Suntola ("Atomic Layer Epitaxy"), herein Suntola (ALE); and Suntola et al (US 6,015,590).

George et al discloses a method of atomic layer growth of SiO<sub>2</sub> using SiCl<sub>4</sub> and H<sub>2</sub>O in an atomic layer epitaxial method. George et al also discloses deposition of other oxides such as Al<sub>2</sub>O<sub>3</sub>, SnO<sub>2</sub>, TiO<sub>2</sub>, ZrO<sub>2</sub>, In<sub>2</sub>O<sub>3</sub>, and HfO<sub>2</sub> (pg 13122). George et al also discloses The surface functional groups also provide the technical means to alternate between various materials with

atomic layer control and form superlattices (pg 13131), this clearly suggests applicants' multicomponent mixed oxide thin film because applicant's teach that a multicomponent film is achieved by growing some other oxide onto the growth substrate between silicon dioxide growth cycles, note paragraph [0041] of the published specification in US 2004/0065253. George et al discloses repeating A and B reactions to form a desired layer (pg 13124), this reads on applicant's plurality of deposition cycles.

George et al does not disclose a multicomponent thin film comprising silicon and a transitional metal. George et al discloses ALE for a variety of oxide materials including SiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub>, SnO<sub>2</sub>, TiO<sub>2</sub>, ZrO<sub>2</sub>, In<sub>2</sub>O<sub>3</sub>, and HfO<sub>2</sub>.

In a method of forming a multicomponent oxide layer, note entire reference, Sandhu et al teaches a multi-component oxide layer comprises a mixture of a metal oxide and silicon oxide, specifically a silicon oxide and titanium oxide (claims 1 and 3). Sandhu et al also teaches the multi-component layer may be formed using CVD and may also be deposited using other processes (Abstract). Sandhu et al teaches the titanium silicon oxide layer may be used in a memory cell, as a capacitor oxide or other semiconductor devices or structures (col 8, ln 1-35). Sandhu et also teaches other combinations of dielectric and metals can be used. (col 8, ln 1-35).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify George et al by selecting silicon dioxide and Al<sub>2</sub>O<sub>3</sub>, SnO<sub>2</sub>, TiO<sub>2</sub>, ZrO<sub>2</sub>, In<sub>2</sub>O<sub>3</sub>, or HfO<sub>2</sub> because a mixture of a metal oxide and a silicon oxide to form a useful multicomponent oxide layer which can be used to manufacture a useful semiconductor device, as taught by Sandhu et al (col 8, ln 1-65).

The combination of George et al and Sandhu et al does not teach a plurality of consecutive deposition cycles that each deposit only a MSiO<sub>x</sub>.

In a method of atomic layer epitaxy, Suntola (ALE) teaches controlled growth of one atomic layer at a time is an ideal opportunity for making layered superalloys and superlattice structures. Suntola (ALE) also teaches an ordered superalloy structure can be made by alternate sequencing of components and ratios other than 1:1 of the alternating component can be achieved by proportional sequencing or proportional dosing (4.2.3 Heterostructures of III-V compounds, pg 296-297). Suntola (ALE) also teaches an  $A_1A_2B$  superalloy and a  $(A_1B_1)_1(A_2B_2)_1$ superlattice (Fig 23). Suntola (ALE) teaches a 1:1 ratio cycle or a 1:2 ratio cycle (Fig 24a and b), this clearly suggest applicant's plurality of consecutive deposition cycles that each deposit only a MSiO<sub>x</sub> because only M, Si and O are used in the deposition, where M is A1, Si is A2 and O is B, based on the reactants taught by George et al.

It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of George et al and Sandhu et al by using a 1:1 ratio because conventional superlattices contain a 1:1 ratio, as taught by Suntola (ALE).

The combination of George et al, Sandhu et al and Suntola (ALE) does not teach purging the reactor with an inert gas after each pulsing.

In a method of growing thin films using atomic layer epitaxy, Suntola et al teaches an interval between reactant pulses for evacuation of the entire gas volume in an apparatus during the interval between two successive reactant pulses and an inactive gas, this reads on applicant's inert gas, may be advantageously introduced to the reaction space during the evacuation (col 11, ln 20-40).

Art Unit: 1722

It would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of George et al, Sandhu et al and Suntola (ALE) by purging the reactor with an inactive gas to prevent CVD film growth conditions, which are detrimental in an atomic layer epitaxy process (col 7, ln 50 to col 8, ln 20), as taught by Suntola et al.

Referring to claim 2, George et al teaches the growth rate is dependent on the number of reaction cycles (pg 13127), this clearly suggests applicant's process is repeated to form a layer of a desired thickness.

Referring to claim 3-7, George et al teaches using SiCl<sub>4</sub>, HfCl<sub>4</sub> and H<sub>2</sub>O as reactants (pg 13122).

Referring to claim 8-9, George et al teaches deposition at 600 K (~327°C) (pg 13123).

Referring to claim 11-12, George et al teaches groove material with flat portions (Figure 1).

Referring to claim 13, George et al teach the deposition of dielectric films on trench or stacked capacitors for DRAM high storage memory (pg 13130) and Sandhu et al teaches forming a variety of semiconductor devices (col 8, ln 20-30); therefore forming on an electrode to form a semiconductor device would have been obvious to one of ordinary skill in the art.

Referring to claim 14-15, George et al teaches a superlattice structure formed by alternating various materials, which include HfO<sub>2</sub>, TiO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub> and ZrO<sub>2</sub> (pg 13122 and 13131).

Referring to claim 16-18, George et al teaches SiO<sub>2</sub> gate oxides in MOSFET devices (pg 13121 col 1), deposition on a silicon surface (pg 13123 col 1) and the deposition higher dielectric gate oxide materials, such as TiO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> (pg 13130 col 2).

Application/Control Number: 10/678,766

Art Unit: 1722

Referring to claims 19-20, combination of George et al, Sandhu et al, Suntola and Suntola et al teaches using different ratios (Suntola Atomic layer epitaxy pg 296-97).

Referring to claim 22, the combination of George et al, Sandhu et al, Usui and Suntola et al teaches forming silicon oxide by pulsing a silicon compound followed by H<sub>2</sub>O, forming a metal compound by pulsing a metal compound followed by H<sub>2</sub>O (pg 13122) and purging the reactor between reactant pulses ('590 col 11, ln 30-40) to form a superlattice of various materials (pg 13131).

Referring to claim 24, the combination of George et al, Sandhu et al, Usui and Suntola et al teach self-limiting reactions (George et al Abstract).

Referring to claim 34-35, a cycle is a relative term and thus can be defined to include multiple layer depositions, i.e. a cycle can be defined to be two silicon oxide layer and two metal oxide layers. The combination of George et al, Sandhu et al, Usui and Suntola et al clearly suggest a cycle of Si $\rightarrow$ oxygen $\rightarrow$ metal $\rightarrow$ oxygen $\rightarrow$ si $\rightarrow$ oxygen $\rightarrow$ metal $\rightarrow$ oxygen, which includes multiple silicon and first reactants a plurality of times in a cycle.

3. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over George et al ("Surface Chemistry for Atomic Layer Growth") in view of Sandhu et al (US 6,313,035), Suntola ("Atomic Layer Epitaxy"), herein Suntola (ALE); and Suntola et al (US 6,015,590) as applied to claims 1, 3-9, 11-24, and 26-35 above, and further in view of Lowrey et al (US 5,891,744).

Application/Control Number: 10/678,766

Art Unit: 1722

The combination of George et al, Sandhu et al, Suntola (ALE) and Suntola et al ('590) teach all of the limitations of claim 10, as discussed previously, except the thin multicomponent oxide is formed on a hemispherical grain structure.

In a method of monitoring the effects of hemispherical grains, Lowrey et al teach the capacitance of a polysilicon layer can be increased by increasing surface roughness of the polysilicon film and one type of polysilicon film, which maximizes a roughness of an outer surface is hemispherical grain polysilicon (col 1, ln 10-67). Lowery et al also teaches deposition of a dielectric on a hemispherical grain area, which forms a capacitor (col 4, ln 1-15).

The combination of George et al, Sandhu et al, Suntola (ALE) and Suntola et al ('590) teach the deposition of dielectric films on trench or stacked capacitors for DRAM high storage memory (George pg 13130 col 2). Therefore, it would have been obvious to a person of ordinary skill in the art at the time of the invention to modify the combination of George et al, Sandhu et al, Suntola (ALE) and Suntola et al ('590) by deposition the dielectric layer on a substrate having a hemispherical grain, as taught by Lowery et al, to enhance the capacitance of the capacitor.

## Response to Arguments

4. Applicant's arguments with respect to claims 1, 3-24, and 26-35 have been considered but are most in view of the new ground(s) of rejection.

Applicant's argument that George only discloses the deposition of single, binary oxides and not a metal silicon oxide is noted but is not found persuasive. George discloses the deposition of superlattice of different materials (pg 13131). Suntola (ALE) teaches using ALE to form a superalloy or superlattice by using an alternating sequence of an A1, A2 and B reactant

Art Unit: 1722

(pg 296-298). Suntola (ALE) also teaches a 1:1 cycle in Fig 24a used to from a superalloy. Thus it was it was known to form a multicomponent (superlattice or superalloy) material using ALE using a 1:1 cycle, which could be useful in the production of a multicomponent oxide taught by Sandhu et al. The combination of the prior art teaches applicant's claimed invention.

#### Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew J. Song whose telephone number is 571-272-1468. The examiner can normally be reached on M-F 9:00-5:00.

Application/Control Number: 10/678,766 Page 9

Art Unit: 1722

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Yogendra Gupta can be reached on 571-272-1316. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Matthew J Song Examiner

Art Unit 1722

MJS July 8, 2007

SUPERMISORY PATENT EXAMINED
TECHNOLOGY CENTER 1763